INTRODUCTION
Si-based technologies now offer competitive performance to address applications such as 60-GHz WLAN and 77-GHz automotive radar for which large volumes can be expected. This paper presents the state-of-the-art performance of active and passive devices both on bulk Si and high-resistivity (HR) silicon-on-insulator (SOI). Performances of 65-nm MOSFETs and 130-nm-based SiGe HBTs, featuring bothfT (current gain cut-off frequency) and fmax (maximum oscillation frequency) close to, or higher than, 200 GHz, are compared. The different design approaches for both inductors and transmission lines are discussed according to substrate choice. Next, the most advanced STMicroelectronics platforms are described, and results obtained on both digital and analog circuits above 40 Gb/s -40 GHz are compared. Based on these results, the need for a dedicated Si platform for mm-waves operation is discussed and we conclude on the choices that appear to be the most relevant regarding performance, cost and time-to-market. II to reflect HF capability while BVCBO gives the maximum available breakdown voltage i.e. in the common-base configuration. Three types of E-B structures are compared on these charts: a quasi-self-aligned (QSA) using a singlepolysilicon layer (SP), a quasi-self-aligned (QSA) using a double-polysilicon layer (DP), and a fully-self-aligned (FSA) using a double-polysilicon layer (DP). Two types of collectors [7] . In fact, the main novelty comes from the solutions introduced to increase carrier mobility. In ST's 65-nm CMOS, the hole mobility in PMOS devices is increased by 15% by using rotated substrates and the electron mobility in NMOS devices is increased by 12% by using a tensile liner film.
RF-CMOS, too, benefits from the gate down scaling with the improvement of main figures of merit that are fT, fmax and NFmin. Modifications of the core process may be needed to improve RF performance but they have to be limited in order to maintain low cost of CMOS. Then, most of the additional work needed for RF-CMOS concerns analog and HF characterization, and modeling. Fig. 3 shows the evolution offT with the gate length and the gate oxide thickness for different NMOS devices coming from the most recent ST technologies. Even though we would theoretically expect thatfT c 1lLg2, it is experimentally found that fT 1 Lga (with a close to 1) and that it is independent of the gate oxide thickness. 150 GHz and 200 GHz fT's are reached in 65-nm node for "low power" (LP) and "general purpose" (GP) devices, respectively. Furthermore, as it will be seen in next section, excellent HF noise figures are measured on these devices. Moving from bulk to thin SOI does not change the HF performance of CMOS devices significantly. Two kinds of devices are available on SOI [8] , floating body (FB) and body contacted (BC) devices. FB devices are in fact devices using the same layout as on bulk. It is well known that FB devices, interesting for digital operation, suffer from a kink effect that degrades both voltage gain (high gds) and i/f noise. However, the kink effect has no impact on HF characteristics and SOI FB MOSFETs exhibitfT andfrax at least identical to those in bulk devices with identical layout. On the contrary, HF performance of BC devices is penalized by their specific layout (higher gate resistance and gate to source capacitance). The body contacts avoid however the kink effect, making this device well suited for analog functions.
3) Performance comparison between state-of-the-art Si/SiGeC HBT and NMOS Devices chosen for this comparison are from "contemporary" technologies, and both feature fT close to or higher than 200 GHz: a 130-nm based FSA Si/SiGeC HBT named "BipX" [2] and a 65-nm LP NMOS [7] . Device geometries chosen for this comparison are used in mm-waves designs i.e. 3 This evolution is indeed linear and NFmUi, is always reached at same VGS, irrespective of frequency [9] . A linear fit can be applied to HBT too, but without the same confidence (in spite of the very good fit shown in Fig. 5 On the other hand good performance can be obtained on bulk Si with MS if the BEOL is adapted to thicker dielectric and thicker metal lines [10] together with M1+M2 PGS. Results comparable to HR SOI i.e. 0.5 dB/mm at 40 GHz and < 1 dB/mm at 100 GHz have been reported [9] . This solution is preferred today since it is fully compatible with BiCMOS bulk technologies.
III. EVALUATION OF SI PLATFORMS FOR DESIGNS
ABOVE 40 GB/S -40 GHz The objective of this section is to present the results obtained on key building blocks using the most advanced ST technologies. These technologies, the main characteristics of which are presented in Table I , are 90-nm CMOS [11] , 65-nm CMOS, 0.13-gm BiCMOS (BICMOS9) [12] and the BipX bipolar technology (0.13 gm) [2] . Frequency During the last years a number of static frequency dividers have been reported with input frequencies above 60 GHz using SiGe BiCMOS [13] , InP HBT [14] and CMOS [15] topologies. Measured data for these and other SiGe HBT-only [16] - [17] - [18] and InP HBT [19] - [20] circuits are collected in Table II together with simulation results for 65-nm CMOS. These results clearly indicate that there is a direct link between thefT of the process and the maximum frequency of the divider [16] .
The BipX experimental results (230-GHzfT SiGe HBT of [16] ) and the 65-nm CMOS simulations point to the continued and significant advantage of bipolar implementations.
Voltage controlled oscillators (VCOs) results are summarized in Table III . The difficulty with realizing high performance VCOs at mm-waves lies in the requirement to operate the transistors in the VCO as low noise amplifiers with large voltage swings. This imposes low-noise figure, high fJ" and large breakdown requirements on the transistor. The former two are easily met by 65-nm CMOS transistors in which the minimum noise and peakfmax bias almost coincide at 0.2 mA/4m. The latter condition continues to favour SiGe and InP HBTs. This explains why, despite the significant progress made by mm-wave 90-nm CMOS VCOs [21] - [24] in the last year, their phase noise (depending on ifnoise), output power, and tuning range fall short of the best results reported with SiGe HBT VCOs [22] - [23] - [27] . No mm-wave VCOs have been reported to date in the 65-nm node. LP 65-nm devices, with their high fmax, low noise figure, and reliable 1.2 V swing, are expected to further narrow the gap to SiGe HBT VCOs for output power levels up to a few mW. GP 65-nm devices may suffer from reliability problems at 1.2 V swings. [31] . Indeed, bipolar-only technologies suffer from the absence of the CMOS devices [32] , which make better varactors than the p-n junctions at mm-waves.
Nonetheless 
